


8 7 6 5 4 3 2 1

LTR		ZONE		DESCRIPTION	REVISIONS	DWN	CHK	STRUCT	MATL	THRM	CONT	ENGR	DSGN	DATA	RELEASE
A				INITIAL RELEASE											SEE TITLE BLOCK



- 50- 49 Baro 1 (Amplified Pressure Sensor)
- 48- 47 Therm 3 Output
- 46- 45 Therm 2 Output
- 44- 43 Therm 1 Output
- 42- 41 2f CH2 Output
- 40- 39 DC CH2 Output
- 38- 37 2f CH1 Output
- 36- 35 DC CH1 Output
- 34- 33 AGND
- 32- 31 Vout 2
- 30- 29 Vout 0
- 28- 27 +5V
- 26- 25
- 24- 23
- 22- 21
- 20- 19
- 18- 17
- 16- 15
- 14- 13
- 12- 11 UTILITY OUT1
- 10- 9 L_OFF
- 8- 7
- 6- 5
- 4- 3 UTILITY IN1
- 2- 1 TRIG 1

CONTRACT NO.		Port City Instruments 8208 Market St, Suite A271 Wilmington, NC 28411 www.PortCityInstruments.com	
APPD	DATE		
DWN	TRACY NORTON	11/13/13	
CHK			
STRUCT			
MATL			
ENGR	RANDY MAY	11/13/13	
DSGN SUPV			
SIZE	CAGE NO	DWG NO	REV
B		XXX	C
SCALE	NONE	UNCLASSIFIED	SHEET 1 OF 2

8 7 6 5 4 3 2 1

PCI-FPGA1_Hookup_revC.dwg

8

7

6

5

4

3

2

1

LTR		ZONE		DESCRIPTION		REVISIONS										
A				INITIAL RELEASE		CODE	DWN	CHK	STRUCT	MATL	THRM	CONT	ENGR	DIGN	DATA	RELEASE DATE
							SEE TITLE BLOCK									

D

D

C


C

B

B

A

A



PRTD BIAS
 PRTD+ PRTD TEMP SENSOR
 PRTD- PRTD COM
 J9 - MOLEX 70543-0108 or SULLINS PBC04SAAN

THERMISTOR 3 OUT
 GND
 THERMISTOR 2 OUT
 GND
 THERMISTOR 1 OUT
 GND
 PRTD OUT
 GND
 BAR01 (Amplified Pressure Sensor) OUT
 GND
 BAR02 (Unamplified Pressure Sensor) OUT
 GND
 J11
 GND

J11 - SULLINS PBC14DAAN
 AUX I/O

DC
 AGND
 2f
 AGND
 EXT_L_OFF
 DGND
 TRIG2- FPGA IO_L1P
 DCND
 TRIG1- FPGA IO_L1N
 DGND
 J10

J10 - SULLINS PBC10DAAN

J15- UTILITY ANALOG V OUTPUT- HELIOS Vout3
 J20- UTILITY ANALOG V INPUT- HELIOS Vin10
 UTILITY ANALOG V OUTPUT- HELIOS Vout2
 UTILITY ANALOG V OUTPUT- HELIOS Vout0
 UTILITY ANALOG V OUTPUT- HELIOS Vout1
 UTILITY DIGITAL OUTPUT- HELIOS DIO B2
 UTILITY DIGITAL INPUT- HELIOS DIO A2

J12-14 - MOLEX 70543-0106 or SULLINS PBC02SAAN
 J15, J20-22 - SULLINS PBC02SAAN

Port City Instruments 8208 Market St, Suite A271 Wilmington, NC 28411 www.PortCityInstruments.com			
HOOKUP PCI-FPGA1 revC			
SIZE B	CAGE NO	DWG NO. xxx	REV C
SCALE NONE	UNCLASSIFIED	SHEET 2 OF 2	

8

7

6

5

4

3

2

1